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Monte Carlo simulations of pattern-dependent charging during interlevel dielectric ~ILD! deposition
in high-density plasmas reveal that the initial conformality of the ILD film plays a crucial role in
metal line charging up and the subsequent degradation to the buried gate oxide to which the metal
line is connected. Line charging occurs when the top dielectric is thick enough to prevent tunneling
currents while the sidewall dielectric thickness still allows tunneling currents to flow to the metal
line; the differential charging of the sidewalls, which induces the latter currents, is caused by
electron shading. The results suggest that charging can be reduced by depositing a more conformal
ILD film around the metal line and/or by increasing the ability of the film surface to dissipate
charge. © 1998 American Institute of Physics. @S0021-8979~98!08813-6#I. INTRODUCTION
Pattern-dependent charging1 is a serious problem in
high-density plasma ~HDP! etching of gate electrodes and
metal interconnect lines because it can cause apparent side-
wall irregularities ~notching, bowing, etc.! and latent gate
oxide degradation.2,3 Since such forms of damage are feared
to impede progress towards smaller critical dimensions, the
topic has attracted considerable interest in the past few years.
Pattern-dependent charging originates in the directionality
difference between ions and electrons as they cross the
plasma sheath and, subsequently, interact with mixed con-
ducting and insulating microstructures.1
Thus far, the vast majority of studies have been focused
on metal or polysilicon etching and resist ashing, where large
aspect ratio features make observation of charging damage a
facile undertaking. Very few reports of charging damage
during plasma-assisted deposition have been published up to
now; all of them center on interlevel dielectric ~ILD! depo-
sition in both conventional and high-density plasmas. Che-
ung and Pai4 reported serious charging damage during
plasma-enhanced tetraethylorthosilicate ~PETEOS! deposi-
tion of interlayer oxide at the metal-1 level. Contrary to the
expectation that charging damage would saturate as the ox-
ide layer got thicker, they discovered that it actually became
worse. The surprising trend was attributed to photoconduc-
tion caused by vacuum ultraviolet photons from the plasma,
which could allow the metal line to receive more charge
through the oxide. Stamper et al.5 observed significant
charging damage only during PETEOS of doped oxide; ‘‘no
measurable charging ~damage! occurred during silane-based
or undoped TEOS depositions.’’ It was speculated at the
time that the introduction of dopant gas ~trimethyl-
phosphine! increased the plasma nonuniformity which has
been linked to charging damage.6 The degree of plasma non-
uniformity required for damage to occur in commercial
a!Electronic mail: giapis@cheme.caltech.edu1540021-8979/98/84(1)/154/7/$15.00
Downloaded 30 Apr 2006 to 131.215.240.9. Redistribution subject toplasma tools renders the proposed explanation unlikely.7
Sporadic charging during undoped oxide deposition in con-
ventional plasmas has been reported by Hook et al.8 The
inconsistent charging from run-to-run, combined with a tool
dependence that did not correlate with other insulator char-
acteristics ~such as gap fill!, preventive maintenance, or any
other known activity on the tool, led these authors to con-
clude that their ‘‘wafers were experiencing sporadic arcing
events caused by virtually immeasurable differences in the
individual tools at different times.’’ Remarkably, deposition
at higher pressure completely eliminated the charging dam-
age in agreement with observations by Stamper et al.5 Hook
et al.8 also used a HDP deposition process ~at unspecified
conditions! and found no evidence of charging damage. Ear-
lier, Bothra et al.9 compared conventional plasma-enhanced
versus HDP oxide deposition and reported significant charg-
ing damage only for unoptimized HDP deposition processes
performed at high plasma power. Interestingly, they also
found that the damage in the unoptimized HDP could be
prevented when a thin oxide layer was deposited first by the
nondamaging PETEOS process.
The conflicting nature of the aforementioned observa-
tions suggests that charging damage during plasma-enhanced
deposition is, perhaps, more complex than during plasma
etching. The migration towards HDP intermetal dielectric
deposition to improve gap-fill capabilities of higher aspect
ratio trenches at lower temperature,10 bears the risk of in-
creased charging damage and warrants a theoretical study to
understand how charging is brought about; only then pos-
sible pitfalls and limitations of HDP tools and processes can
be uncovered in a timely manner.
II. MODELING CONSIDERATIONS AND ASSUMPTIONS
We report here our initial efforts to model charging dur-
ing ILD deposition, aiming to uncover when and how charg-
ing occurs on a metal line which is progressively coated with
thicker dielectric. The problem is fairly complex requiring© 1998 American Institute of Physics
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neously across disparate time and length scales. We have
developed tools to handle charged particle dynamics in local
electric fields,11 surface charging,11 electron tunneling,12 and
surface charge dissipation.13,14 We shall assume a simple ox-
ide deposition model that describes two extreme situations,
schematically shown in Fig. 1: ~a! neutral-flux-limited oxide
growth, where the film thickness increases proportionally to
the flux of neutral precursors arriving at a surface segment of
the pattern ~nonconformal step coverage!, and ~b! reaction-
rate-limited oxide growth, where the film thickness is inde-
pendent of the neutral precursor flux and the same on all
surfaces at all times ~conformal step coverage!. In the former
case, the oxide layer is thicker on top of the metal lines than
at the bottom of the trench or at the sidewalls, a consequence
of geometric shadowing of the isotropic neutral precursors
by the topography. The realistic deposition process is ex-
pected to be somewhere in between the two extreme cases.10
The detailed mechanism of the oxide growth is neglected;
this should not alter conclusions about charging damage, as
long as the oxide quality is not affected. We assume that
electron tunneling through the deposited oxide layer occurs
like in very good quality oxide;1,12 however, surface charge
dissipation is controlled by a threshold electric field, E˜ s, for
subsurface conduction or surface discharging,13,14 which de-
pends on dielectric quality, surface roughness, and surface
adsorbates.15 Photoconduction is neglected.
A cross section of the structure to be simulated is de-
picted in Fig. 2. Metal lines of square cross section ~0.330.3
mm2) extend in the direction perpendicular to the figure to a
length such that the ratio of the area of the metal line ~foot-
print! to the area of the gate oxide is 20 000:1 ~antenna ra-
tio!. The trenches are 0.6 mm wide ~aspect ratio50.5!. Each
metal line is electrically connected to a polysilicon gate
at a lower level, which is separated from the substrate
by a 3.0-nm-thick gate oxide. The substrate is grounded.16
Typical parameters for HDP are assumed: low pressure
~,10 mTorr!, electron density5531012 cm23, electron
FIG. 1. Profiles of the deposited oxide by the two models considered: ~a!
neutral-flux-limited growth ~nonconformal!, and ~b! reaction-rate-limited
growth ~conformal!. Most of the charging damage occurs before the oxide
grows to the thickness shown.
FIG. 2. Schematic of the structure considered and the simulation domain.Downloaded 30 Apr 2006 to 131.215.240.9. Redistribution subject totemperature54 V, ion temperature50.5 V, no applied rf
bias. As the deposition time is increased, the oxide thickness
on the top surface and the sidewalls changes according to the
two simple models described earlier. Monte Carlo based
charging calculations, described in detail elsewhere,11 are
performed anew for each thickness considered; the results
will be plotted as a function of the top oxide thickness ~a
measure of the deposition time!.
III. SIMULATION RESULTS
A. Charging mechanism
Charging of each metal line occurs as a result of a com-
plex balance between tunneling currents through the oxide at
the top and the sidewalls, surface currents along the sidewall
and the bottom surface, and electron tunneling through the
gate oxide from the substrate. Figure 3 illustrates how cur-
rent balance is accomplished for the two oxide growth mod-
els considered. The example applies to the simpler case
when the top oxide is just thick enough to prevent tunneling
currents to or from the top surface. The directionality differ-
ence between ions and electrons as they cross the sheath
results in differential charging of the pattern.1 Electron shad-
ing leads to a negative charge at the upper sidewalls, while
the directional ions charge positively the bottom surface of
the trench. The combination of a negative potential at the
upper sidewall with a positive potential at the trench bottom
causes deflection of the less energetic ions towards the side-
wall; as a result, the lower part of the sidewall charges up
positively as well. Surface currents ensure that no surface
potential gradients larger than a threshold value exist.14
However, large electric fields may exist in the oxide layer,
especially near the top and bottom of the sidewalls, where
the surface potentials approach extreme values ~vide infra!.
Obviously, the oxide field also depends on the metal line
potential and the oxide thickness at each point. It is the latter
dependence that makes a nonconformal oxide more prone to
causing metal line charging and subsequent gate oxide dam-
age, as shown in Fig. 3~a!. At steady state, a large positive
current flows to the metal line through the sidewall bottom
region, where the oxide is thinner. At early stages of oxide
FIG. 3. Schematic of the charging mechanism suggested by the simulations.
Examples are shown for ~a! nonconformal, and ~b! conformal step coverage.
Thicker arrows represent larger tunneling currents; arrow direction is for
positive current flow ~conventional!. The oxide thickness is grossly exag-
gerated for illustration purposes. AIP license or copyright, see http://jap.aip.org/jap/copyright.jsp
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neling from the upper sidewall region; the current through
the gate oxide is comparatively smaller. As the oxide thick-
ness at the upper sidewalls increases, electron tunneling
through that region decreases thereby causing the electron
current through the thin gate oxide to increase. For confor-
mal oxide @Fig. 3~b!#, the film gets thicker at the same rate
along the sidewall, causing a simultaneous decrease in the
positive and negative current through the sidewall. Thus, the
compensating current through the gate oxide is kept small.
As the potential distributions will manifest in the next sec-
tion, the process of charging is more complicated than what
is depicted in Fig. 3; the schematic should serve as a starting
point to understand the charging dynamics.
B. Conformal versus nonconformal oxide deposition
The steady state charging potential distribution around
each metal line reveals the perturbation in the local ion dy-
namics occurring as a result of surface charging. Gradients
on this potential surface are a measure of the electric field
that influences ion motion. Figure 4 and Fig. 5 illustrate such
distributions for the nonconformal and conformal oxide
deposition cases, respectively, assuming a threshold for sur-
face charge dissipation of 1.0 MV/cm. For nonconformal
step coverage, when the film thickness on the top surface is
3.0 nm @Fig. 4~a!#, the potential of the line is positive at 2.0
V. This potential develops as a result of a complex balance
between tunneling and surface currents, as explained in the
preceding section. Note the negative potential ~dips! at the
upper sidewalls and the positive potential at the lower part of
the sidewalls. The combination of ion trajectory bending
with the maximum electron shading near the sidewall foot
result in a potential maximum of 7.0 V at that location.
When the top oxide thickness is increased to 7.5 nm @Fig.
4~b!#, the metal line potential increases to 4.8 V, while the
potential maximum near the sidewall foot increases to 8.2 V.
Further increase in the top oxide thickness to 15.0 nm @Fig.
4~c!#, causes the metal line potential to decrease slightly to
4.4 V, while the potential maximum at the trench bottom
increases even more to 9.5 V. We shall see later that the drop
in the potential of the metal line is caused by the increase in
the oxide thickness at the lower part of the sidewalls which
decreases the tunneling current to the metal line.
The behavior of the charging potential distribution for
oxide deposition with perfectly conformal step coverage is
generally similar ~Fig. 5!. When increasing the oxide thick-
ness from 3.0 to 7.5 nm, the metal line potential increases
only slightly from 2.7 to 3.1 V, respectively, @Figs. 5~a! and
5~b!#. However, further increase of the oxide thickness to
15.0 nm @Fig. 5~c!# causes the line potential to become al-
most zero ~'0.1 V!. This result hints towards a significant
reduction in tunneling currents through the gate oxide to
which the line is connected. The smaller value of the metal
line potential for the 7.5 and 15.0 nm oxides, as compared to
the nonconformal growth case with the same oxide thickness
on the top surface, is justified by the thicker oxide at the
lower part of the sidewall ~see Fig. 1!. Note that the potential
distribution in the vicinity of the line does not change sig-Downloaded 30 Apr 2006 to 131.215.240.9. Redistribution subject tonificantly; charging along the oxide surface is controlled
solely by surface currents for oxide thickness >7.5 nm.
The variation in the potential of the metal line during
interlevel oxide deposition is shown in Fig. 6~a! for both
conformal and nonconformal step coverage. The results are
plotted as a function of top oxide thickness ~a measure of
FIG. 4. Three-dimensional charging potential distributions around the metal
line for oxide growth with nonconformal step coverage, when the trench
aspect ratio equals 0.5. Results are shown for a top oxide thickness of ~a!
3.0, ~b! 7.5, and ~c! 15.0 nm. The sidewall oxide thickness is proportional to
the flux of isotropic precursors arriving from the plasma. The arrows show
the direction of ions as they approach the potential surface. The axes are
defined in Fig. 2. AIP license or copyright, see http://jap.aip.org/jap/copyright.jsp
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made. In both cases, the line potential first increases with
oxide thickness, reaches a maximum, and then decreases.
However, two important differences exist: ~1! the magnitude
of the potential maximum is larger in the case of nonconfor-
mal oxide; and ~2! the potential decreases a lot faster in the
case of conformal oxide. These observations can be ex-
plained as follows. When the oxide deposited on the metal
FIG. 5. Three-dimensional charging potential distributions around the metal
line for oxide growth with conformal step coverage, when the trench aspect
ratio equals 0.5. Results are shown for oxide thickness of ~a! 3.0, ~b! 7.5,
and ~c! 15.0 nm. The arrows show the direction of ions as they approach the
potential surface. The axes are defined in Fig. 2.Downloaded 30 Apr 2006 to 131.215.240.9. Redistribution subject tosurfaces is very thin, tunneling currents flow readily from all
sides maintaining a low line potential. As the oxide thickness
increases, tunneling becomes more difficult requiring larger
potential differences to commence. Such differences build up
at the lower part of the sidewall ~positive potential! because
electron shading prevents neutralization; the top surface is
readily accessible by electrons which help maintain a low
potential there. Thus, tunneling can still take place from the
sidewalls but not from the top surface; as a result, the metal
line potential increases until enough electrons are supplied
from the substrate to establish current balance to the metal
line. In nonconformal deposition, the oxide film is thinner at
the lower part of the sidewalls, permitting larger tunneling
currents to the metal line, which cause the line potential to
increase until electron tunneling from the substrate forces a
new dynamic current balance. Since the oxide deposition rate
is smaller at the lower part of the sidewalls, tunneling current
flow is prolonged; thus, the metal line potential will decrease
much slower than when the oxide is growing conformally.
Since the tunneling current through the 3.0 nm gate ox-
ide depends exponentially on the metal line voltage, these
observations suggest that the probability for oxide degrada-
tion due to large tunneling currents sustained over a longer
period of time will be dramatically increased in the nonuni-
form oxide. The steady state tunneling current (J tn) through
the 3.0 nm gate oxide is plotted in Fig. 6~b! as a function of
the top oxide thickness. Not only are the tunneling currents
FIG. 6. ~a! Charging potential of the metal line and ~b! tunneling current
density through the underlying gate oxide, as a function of the top oxide
thickness ~a measure of deposition time! for conformal and nonconformal
oxide growth. AIP license or copyright, see http://jap.aip.org/jap/copyright.jsp
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values suggestive of catastrophic failure, e.g., 18 A/cm2 for
antenna ratio of 20 000:1 when the top oxide is 7.5 nm thick!
Moreover, the tunneling current decreases very slowly for
thicker oxides, an indication that cumulative damage will be
severe. Remarkably, when the oxide is growing conformally,
the calculated peak tunneling current is orders of magnitude
smaller at 0.04 A/cm2, and decreases exponentially for
thicker oxides; thus, the reduction in charging damage
should be impressive. These results reveal the importance of
achieving conformal step coverage in the initial stages of the
deposition.
C. The role of suface charge dissipation
The dielectric quality of the deposited oxide influences
the ability to sustain electric fields along the surface and,
thus, charge build up and dissipation. If surface discharging
contributes to charge dissipation, it may be influenced by
light ~UV photons, x-rays! irradiation and/or surface
adsorbates,15 which depend on plasma parameters, chamber
condition, and feedstock. This dependence may account for
variability in charging damage from run-to-run or in other-
wise identical tools.8 Surface charge dissipation has been
modeled as a process requiring a threshold electric field (E˜ s)
to commence;14 a surface electric field larger than threshold
initiates surface currents that flow readily until there are no
more surface potential gradients exceeding E˜ s anywhere
FIG. 7. ~a! Charging potential of the metal line and ~b! tunneling current
density through the underlying gate oxide, as a function of the top oxide
thickness for three values of the threshold for surface charge dissipation, as
indicated. Results are shown only for nonconformal oxide growth.Downloaded 30 Apr 2006 to 131.215.240.9. Redistribution subject toalong the surface. Figure 7 illustrates the influence of E˜ s on
the charging potential of the metal line and on the resulting
tunneling current through the 3.0 nm gate oxide. Only the
case with nonconformal step coverage is discussed here.
When the oxide is thin ~<7.5 nm on the top surface!, no
effect is observed, as manifested by the coalescence of the
potential curves in Fig. 7~a!; tunneling dominates and pre-
vents the surface electric fields from reaching the threshold
value. As the oxide gets thicker, surface potentials increase;
when the surface electric field exceeds E˜ s, surface currents
begin to flow. Since surface potentials are thus kept in check,
tunneling currents to the metal line and the resulting poten-
tial both decrease. The smaller the value of E˜ s is, the larger
the drop in the charging potential of the metal line @Fig.
7~a!#. Calculation of the tunneling current through the 3.0 nm
gate oxide corroborates this interpretation. As illustrated in
Fig. 7~b!, the tunneling current is lower for smaller E˜ s. Note
that the tunneling current decreases much faster with time for
more facile surface charge dissipation. This observation im-
plies a lower cumulative damage for smaller E˜ s and suggests
a strategy for decreasing charging damage. Remarkably, the
dramatic change in the value of E˜ s from 2.0 to 0.5 MV/cm
does not change significantly the peak tunneling current.
This result increases our confidence in the simulation: de-
spite the lack of measurements of charge dissipation on the
evolving oxide surface, its influence on charging damage
during ILD deposition can be estimated.
D. Aspect ratio dependence
Aspect ratios are increasing continuously in the quest for
denser packing of logic devices. In plasma etching, charging
damage worsens considerably at larger aspect ratios as a
result of increased electron shading.17 In plasma-assisted
ILD deposition, such dependence has not yet been docu-
mented, probably because of the relatively low aspect ratios
used on the various metal levels. The uniformity of the de-
posited dielectric film generally degrades with aspect ratio as
neutral shading of the trench bottoms and sidewalls in-
creases. More time will be required to increase the oxide
thickness at the lower part of the sidewalls to the point when
tunneling currents become insignificant. However, whether
charging damage will worsen depends on both the magnitude
and duration of the current through the gate oxide.
Charging calculations for a trench aspect ratio of 1.0
have been performed to evaluate the tunneling current and
the concomitant probability for damage. All plasma condi-
tions and other microstructure parameters have been kept
unchanged; E˜ s has been set equal to 1.0 MV/cm. Neutral-
flux-limited oxide growth was assumed to simulate a worst-
case scenario. Figure 8 compares the oxide thickness distri-
bution along the sidewall for aspect ratio of 1.0 to that for
0.5, normalized to the same top oxide thickness ~arbitrarily
chosen to make the point!. Clearly, the oxide layer at the
lower part of the sidewall is significantly thinner for the
higher aspect ratio case. Three-dimensional charging poten- AIP license or copyright, see http://jap.aip.org/jap/copyright.jsp
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show two important differences when compared to the non-
conformal deposition case for aspect ratio50.5 ~see Fig. 4!:
~1! the potential in the trench center is considerably larger,
and ~2! the metal line potential increases when the top oxide
thickness is changed from 7.5 to 15.0 nm. The first observa-
tion is consistent with increased electron shading at the
larger aspect ratio. The ion and electron dynamics are such
that a larger potential forms along the lower part of the side-
walls, where the oxide is thinner. When plotting the metal
line potential as a function of the top oxide thickness in Fig.
10~a!, we find that the potential peaks at 12 nm for the larger
aspect ratio. The maximum value is now 5.4 V; the increase
is significant, given the exponential dependence of the tun-
neling current through the 3.0 nm gate oxide. Assuming that
the gate oxide could preserve its integrity, we calculate a
tunneling current density exceeding 100 A/cm2! The ~hypo-
thetical! dependence of the tunneling current density on top
oxide thickness, shown in Fig. 10~b!, matches the metal line
potential and demonstrates the significant increase in charg-
ing damage that is expected to accompany the change in the
aspect ratio. The calculated tunneling currents for damage
during plasma etching18,19 pale next to these currents. The
results suggest that charging damage may become a problem
more serious in HDP chemical vapor deposition than in HDP
etching of future generations of devices. The importance of
conformal step coverage during the early stages of ILD
deposition for reducing charging damage cannot be overem-
phasized.
IV. DISCUSSION OF A KEY ASSUMPTION
An important factor affecting charging damage through
the gate oxide is the quality of the deposited interlayer oxide.
We have assumed that the bulk dielectric properties of the
interlayer oxide are equivalent to those of perfect thermal
oxide, a clear oversimplification. Defects in the oxide could
allow bulk conduction at lower surface potentials; then, sub-
FIG. 8. Film thickness distribution along the sidewall of the metal line for
nonconformal oxide growth; the two cases shown correspond to trench as-
pect ratios of 0.5 and 1.0. The distributions are compared after grown to the
same film thickness at the top metal surface, which thickness is used as the
normalization constant.Downloaded 30 Apr 2006 to 131.215.240.9. Redistribution subject tostantially thicker oxides would be required to observe a be-
havior similar to the one described. However, even in this
case, a nonuniform oxide will result in more charging dam-
age, as the oxide will still be thinner at the lower part of the
sidewall near the potential maximum. There is also a possi-
bility that the tunneling currents ‘‘burn’’ a path through the
oxide allowing for sustained tunneling currents even as the
FIG. 9. Three-dimensional charging potential distributions around the metal
line for oxide growth with nonconformal step coverage, when the trench
aspect ratio equals 1.0. Results are shown for a top oxide thickness of ~a!
3.0, ~b! 7.5, and ~c! 15.0 nm. The sidewall oxide thickness is proportional to
the flux of isotropic precursors arriving from the plasma. The arrows show
the direction of ions as they approach the potential surface. The axes are
defined in Fig. 2. AIP license or copyright, see http://jap.aip.org/jap/copyright.jsp
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should increase with oxide thickness, without requiring pho-
toconduction to generate charges in the oxide.4 The impor-
tance of these and other mechanisms will be uncovered only
when a detailed description of electron transport through
HDP oxides becomes available. Note that bulk conduction
would decrease the significance of surface charge dissipa-
tion.
V. SUMMARY AND CONCLUSIONS
In summary, we have presented a theoretical study of
charging damage during interlayer oxide deposition in high-
density plasmas. The difference between the ion and electron
angular distributions at the patterned wafer led to differential
charging of the surface of the deposited dielectric film. When
the film was thin enough to permit tunneling from the dielec-
tric surface to the metal line, charging of the latter ensued
which, in turn, induced electron tunneling from the substrate
through the gate oxide. Tunneling currents capable of caus-
ing gate oxide degradation and breakdown were calculated
for nonconformal film growth; the tunneling current density
FIG. 10. ~a! Charging potential of the metal line and ~b! tunneling current
density through the underlying gate oxide, as a function of the top oxide
thickness for aspect ratio of 1.0 and 0.5. Results are shown only for non-
conformal oxide growth.Downloaded 30 Apr 2006 to 131.215.240.9. Redistribution subject topeaked when the oxide deposited on the top surface of the
metal line was thick enough to block electron tunneling
while the thinner oxide along the lower part of the sidewall
still allowed tunneling to occur. The results revealed that
conformal step coverage during the early stages of oxide
deposition is extremely important for reducing charging
damage. The increase in trench aspect ratio, as the metal
lines are brought closer together for denser integrated cir-
cuits, is expected to worsen ILD conformality and charging
damage. It appears that a two-step process may be required,
where a thin dielectric is first deposited by a nondamaging
process ~e.g., conventional plasma-enhanced TEOS process
or chemical vapor deposition! and is then followed up by
dielectric deposition and gap filling in a high-density plasma.
Surface charge dissipation was also found to influence charg-
ing damage by controlling the magnitude of the charging
potentials on the surface of the deposited dielectric. The re-
sults suggest that charging from dielectric deposition may
become a more serious problem than charging from etching.
From this perspective, low-k dielectric materials proposed
for ILD oxide replacement must meet film conformality and
charge leakage requirements more stringent than previously
thought.
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